2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025-02-13(목), 09:00-10:45

좌장: 추후업데이트 예정

K. Memory (Design & Process Technology) 분과

[TB1-K] Charge Trapped Memory Application - I

| 초청 | Key Challenges of VNAND Unit Cell Design for Higher Layer Stacking |
|---|--|
| TB1-K-1 | Doo Hee Hwang, Sang Hoon Kim, Seung Jae Baik, and Jae duk Lee |
| 09:00-09:30 | Flash TD Team, Semiconductor R&D Center, Samsung Electronics |
| | Array-level NAND Cell Simulator for Feasibility Assessment of Novel |
| TB1-K-2 | Memory Cells in 3D NAND Architecture |
| 09:30-09:45 | Seong Hwan Kong and Wonbo Shim |
| | Seoul National University of Science and Technology |
| | Improved Memory Characteristics of MONOS Device with High-k dots |
| | Embedded Si₃N₄ Charge Trap Layer |
| TB1-K-3 | Seongho Lee ¹ , San Park ¹ , Sehyeon Choi ¹ , Yun Seo Lim ¹ , Changhwan Choi ¹ , |
| 09:45-10:00 | Hyungjun Kim², Jaehyun Yang², Bio Kim², Youngseon Son², and Hanmei Choi² |
| | ¹ Division of Materials Science & Engineering, Hanyang University, ² Memory Process |
| | Development Team, Samsung Electronics |
| | Analysis of The Dominant Mechanism in Hybrid NAND Flash for |
| | |
| | Enhanced Memory Window |
| TB1-K-4 | Enhanced Memory Window Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and |
| TB1-K-4 10:00-10:15 | |
| | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and |
| | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² |
| | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, |
| 10:00-10:15 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST |
| 10:00-10:15 TB1-K-5 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in |
| 10:00-10:15 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology |
| 10:00-10:15 TB1-K-5 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology Sangho Lee, Yunseok Nam, Giuk Kim, Hunbeom Shin, Seokjoong Shin, and Sanghun |
| 10:00-10:15 TB1-K-5 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology Sangho Lee, Yunseok Nam, Giuk Kim, Hunbeom Shin, Seokjoong Shin, and Sanghun Jeon |
| 10:00-10:15 TB1-K-5 | Jaeseon Eo¹, Kihoon Nam¹, Donghyun Kim¹, Jiyoon Kim¹, Rock-Hyun Baek¹, and Sanghun Jeon² ¹Department of Electrical Engineering, POSTECH, ²School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology Sangho Lee, Yunseok Nam, Giuk Kim, Hunbeom Shin, Seokjoong Shin, and Sanghun Jeon School of Electrical Engineering, KAIST |
| 10:00-10:15 TB1-K-5 10:15-10:30 | Jaeseon Eo ¹ , Kihoon Nam ¹ , Donghyun Kim ¹ , Jiyoon Kim ¹ , Rock-Hyun Baek ¹ , and Sanghun Jeon ² ¹ Department of Electrical Engineering, POSTECH, ² School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology Sangho Lee, Yunseok Nam, Giuk Kim, Hunbeom Shin, Seokjoong Shin, and Sanghun Jeon School of Electrical Engineering, KAIST Unveiling the Origin of Disturbance in FeFET and the Potential of |
| 10:00-10:15 TB1-K-5 10:15-10:30 TB1-K-6 | Jaeseon Eo¹, Kihoon Nam¹, Donghyun Kim¹, Jiyoon Kim¹, Rock-Hyun Baek¹, and Sanghun Jeon² ¹Department of Electrical Engineering, POSTECH, ²School of Electrical Engineering, KAIST Leveraging Negative Capacitance for Reducing Operating Voltage in High-Density 3D NAND Technology Sangho Lee, Yunseok Nam, Giuk Kim, Hunbeom Shin, Seokjoong Shin, and Sanghun Jeon School of Electrical Engineering, KAIST Unveiling the Origin of Disturbance in FeFET and the Potential of Multifunctional TiO₂ as a Breakthrough for Disturb-free 3D NAND Cell |