



Future Normal in Semiconductor

2025-02-13(목), 15:50-17:20

좌장: 추후업데이트 예정

D. Thin Film Process Technology 분과

[TA3-K] Charge Trapped Memory Technology - II

<p>초청 TA3-K-1 15:50-16:20</p>	<p>Development Trend for Cell Structure having more 500 Layers in 3D NAND Flash Daewoong Kang Seoul National University</p>
<p>TA3-K-2 16:20-16:35</p>	<p>Predictive Modeling of Erase Characteristics in 3D V-NAND Memory through Physical Analysis and Machine Learning In-Je Song^{1,2}, Tae-Hyun Park³, Ga-Min Gwon³, and Ji-Woon Yang^{2,3} ¹Global QRA, SK Hynix Inc., ²Department of Semiconductor Convergence Engineering, Korea University, ³Department of Electronics & Information Engineering, Korea University</p>
<p>TA3-K-3 16:35-16:50</p>	<p>Effect of Source Underlap on Hot Electron Injection of Charge-trapping Tunnel Field Effect Transistors Seon Ho Lee, Hyung Jun Noh, Chang Heon Park, Minseok Cha, and Woo Young Choi Department of Electrical and Computer Engineering, Seoul National University</p>
<p>TA3-K-4 16:50-17:05</p>	<p>Analysis of Program Operation Characteristics Induced by Process Variation of High Aspect Ratio Etch in 3D Nand Flash Memory Won-seop Choi^{1,2}, Tae-Hyun Park, Chae-Young Kim, Seung-Hyeon Kim, Ga-Min Gwon, and Ji-Woon Yang^{2,3} ¹Nand Plug Etch Technology, SK Hynix, ²Department of Semiconductor Convergence Engineering, Korea University, ³Department of Electronics & Information Engineering, Korea University</p>
<p>TA3-K-5 17:05-17:20</p>	<p>Memory Characteristics of Flash Memory Using TiN Metal-Dot Embedded SiNx Charge Trap Layer Yun Seo Lim¹, San Park¹, Se Hyeon Choi¹, Bon Cheol Ku¹, Seong Ho Lee¹ Hyung Jun Kim², Jae Hyun Yang², Bio Kim², Young Seon Son², Han Mei Choi², and Chang Hwan Choi¹ ¹Division of Materials Science & Engineering, Hanyang University, ²Memory Process Development Team, Samsung Electronics Co.Ltd</p>