2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025-02-13(목), 15:50-17:20

좌장: 추후업데이트 예정

D. Thin Film Process Technology 분과

[TA3-K] Charge Trapped Memory Technology - II

초청 TA3-K-1 15:50-16:20	Development Trend for Cell Structure having more 500 Layers in 3D NAND Flash Daewoong Kang Seoul National University
TA3-K-2 16:20-16:35	Predictive Modeling of Erase Characteristics in 3D V-NAND Memory through Physical Analysis and Machine Learning In-Je Song ^{1,2} , Tae-Hyun Park ³ , Ga-Min Gwon ³ , and Ji-Woon Yang ^{2,3} ¹ Global QRA, SK Hynix Inc., ² Department of Semiconductor Convergence Engineering, Korea University, ³ Department of Electronics & Information Engineering, Korea University
TA3-K-3 16:35-16:50	Effect of Source Underlap on Hot Electron Injection of Charge-trapping Tunnel Field Effect Transistors Seon Ho Lee, Hyung Jun Noh, Chang Heon Park, Minseok Cha, and Woo Young Choi Department of Electrical and Computer Engineering, Seoul National University
TA3-K-4 16:50-17:05	Analysis of Program Operation Characteristics Induced by Process Varation of High Aspect Ratio Etch in 3D Nand Flash Memory Won-seop Choi ^{1,2} , Tae-Hyun Park, Chae-Young Kim, Seung-Hyeon Kim, Ga-Min Gwon, and Ji-Woon Yang ^{2,3} ¹ Nand Plug Etch Technology, SK Hynix, ² Department of Semiconductor Convergence Engineering, Korea University, ³ Department of Electronics & Information Engineering, Korea Universitye
TA3-K-5 17:05-17:20	Memory Characteristics of Flash Memory Using TiN Metal-Dot Embedded SiNx Charge Trap Layer Yun Seo Lim ¹ , San Park ¹ , Se Hyeon Choi ¹ , Bon Cheol Ku ¹ , Seong Ho Lee ¹ Hyung Jun Kim ² , Jae Hyun Yang ² , Bio Kim ² , Young Seon Son ² , Han Mei Choi ² , and Chang Hwan Choi ¹ ¹Division of Materials Science & Engineering, Hanyang University, ²Memory Process Development Team, Samsung Electronics Co.Ltd