2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025-02-13(목), 09:00-10:45

좌장: 추후업데이트 예정

K. Memory (Design & Process Technology) 분과

[TA1-K] DRAM Application

초청 TA1-K-1 09:00-09:30	조현보 대표 (알세미)
TA1-K-2 09:30-09:45	Development of an Automated DTCO Methodology for Optimized DRAM Sense Amplifier Design Sueyeon Kim ¹ , Jaeweon Kang ² , and Jongwook Jeon ¹ ¹ Department of Electrical and Computer Engineering, Sungkyunkwan University, ² Department of Semiconductor Convergence Engineering, Sungkyunkwan University
TA1-K-3 09:45-10:00	Overcoming Leakage Challenges in Vertical Gate-all Around Architectures: A Pathway to High-Performance 3D DRAM Seong Hun Yoon ¹ , Jae Hyun Park ² , Jung Ho Lee ² , and Jae Kyeong Jeong ^{1,2} ¹ Department of Display Science and Engineering, Hanyang University, ² Department of Artificial Intelligence Semiconductor Engineering, Hanyang University
TA1-K-4 10:00-10:15	Understanding the Abnormal Capacitance of Ferroelectric HZO near Morphotropic Phase Boundary: Excellent Candidate for DRAM and Capacitive Memory Array with Non-destructive Read Operation M. Habibi ¹ , A. Kashir ² , S. Oh, H. Jang, and H. Hwang 1POSTECH, 2Ferroelectric Memory GmbH
TA1-K-5 10:15-10:30	Simulation of Capacitorless Dynamic Random-Access Memory based on GAA JLFET with Vertically Stacked Storage Layer and Underlapped Gate Structure Won Suk Koh, Sang Ho Lee, Jin Park, Min Seok Kim, Seung Ji Bae, Jeong Woo Hong, Gang San Yun, and In Man Kang School of Electronic and Electrical Engineering, Kyungpook National University
TA1-K-6 10:30-10:45	A Study on the Cb/Cs Ratio in 3.5F ² DRAM Cell Array Hyeok Je Jeong ¹ , Kwang Ryeol Kim ¹ , Chai Rok Lim ¹ , Yong Soo Kim ² , Dae Young Kim ³ , Jae Hyun Lee ⁴ , and Gi Yeol Yun ¹ ¹ Taesung Environmental Research Institute, ² University of Ulsan, ³ Osan University, ⁴ Pusan National University