



# 제 32회 한국반도체학술대회

The 32nd Korean Conference on Semiconductors

2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

## Future Normal in Semiconductor

2025-02-13(목), 09:00-10:45

좌장: 추후업데이트 예정

### Q. Metrology, Inspection, Analysis, and Yield Enhancement 분과

#### [FD1-Q] Metrology, Inspection, Analysis, and Yield Enhancement I

<p>초청 FD1-Q-1 09:00-09:30</p>	<p>#N/A</p>
<p>초청 FD1-Q-2 09:30-10:00</p>	<p>반도체 FEB에서의 공정 기준에 대한 고찰부제 : In Line SEM의 Application 별 필요 기준이 무엇이며 어떤 문제점이 있는지 알아보자. 양경모 하이케이엠 주식회사</p>
<p>초청 FD1-Q-3 10:00-10:30</p>	<p><b>Predicting Embedded Silicon-Germane(eSiGe) Defects in Foundry PMOSFET Devices Using Machine Learning Techniques Caused by Outdoor Nanoparticles</b> Jongmin Lee<sup>1,2</sup>, Jungtae Park<sup>1,2</sup>, Il-Jin Kim<sup>2</sup>, Haeun Lee<sup>2</sup>, and Sehoon Park<sup>2</sup> <sup>1</sup>Department of Materials Science and Engineering, Yonsei University, <sup>2</sup>Samsung Electronics Co., Ltd.,</p>
<p>FD1-Q-4 10:30-10:45</p>	<p><b>A High-density Full Wafer Structure Measurement Method based on Imaging Ellipsometry for Process Uniformity Control</b> Jinwoo Ahn<sup>1</sup>, Hyukjoon Cho<sup>1</sup>, Jaehyun Son<sup>1</sup>, Changhyeong Yoon<sup>1</sup>, Ji-Yong Shin<sup>1</sup>, Juntaek Oh<sup>1</sup>, Donggun Lee<sup>1</sup>, Seunga Lim<sup>1</sup>, Eunsoo Hwang<sup>1</sup>, Jinsoo Lee<sup>1</sup>, Jaewon Lee<sup>1</sup>, Taeyong Jo<sup>1</sup>, Jihye Lee<sup>2</sup>, Younghoon Sohn<sup>3</sup>, and Myungjun Lee<sup>1</sup> <sup>1</sup>Advanced Process Development Team 4, Semiconductor R&amp;D Center, Samsung Electronics Co., Ltd, <sup>2</sup>DRAM Process Architecture Team, DRAM Product &amp; Technology, Samsung Electronics Co., Ltd, <sup>3</sup>Metrology &amp; Inspection Technology Team, Common Tech Center, Samsung Electronics Co., Ltd</p>