2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025-02-14(금), 09:00-10:45

좌장: 추후업데이트 예정

K. Memory (Design & Process Technology) 분과

[FB1-K] Ferroelectric Memory Technology

	Vertical Self-rectifying Ferroelectric Tunnel Junction-based 3D Content
FB1-K-1	Addressable Memory for Data-Centric Computing
09:00-09:15	Chaeheon Kim, Junghyeon Hwang, Yongsu Kim, and Sanghun Jeon
	School of Electrical Engineering, KAIST
	Enhanced Non-Volatile Memory Performance in CNT-FeFETs with Zr-
	Doped HfO ₂ Ferroelectric Layer
FB1-K-2	So-Jeong Park ¹ , Hanbin Lee ¹ , Hyo-In Yang ¹ , Gyeongsu Min ¹ , Jun-Ho Jang ¹ , Jeong
09:15-09:30	Yeon Im ¹ , Ji Won Park ¹ , Seonghyeon Jeong ¹ , Dae Hwan Kim ¹ , Jong-Ho Bae ¹ , Min-
	Ho Kang ² , Dong Myong Kim ³ , and Sung-Jin Choi ¹ ¹ School of Electrical Engineering, Kookmin University, ² Department of Nano-process,
	NNFC, ³ Department of Advanced Technology, DGIST
	Analysis of Leakage-Current-Assisted Polarization Mechanism for
	Memory Window Expansion in Ferroelectric a-InGaZnOx Thin Film
	Transistor
FB1-K-3	Sujong Kim ¹ , Ha-Neul Lee ¹ , Hyojin Yang ¹ , Hwan Jin Kim ¹ , Hyunwook Jeong ¹ , Yubin
09:30-09:45	Choi ¹ , Sung-Jin Choi ¹ , Dong Myong Kim ² , Dae Hwan Kim ¹ , Sung Yun Woo ³ , and
	Jong-Ho Bae ¹
	¹ School of Electrical Engineering, Kookmin University, ² Department of Advanced Technology, DGIST, ³ School of Electronic and Electrical Engineering, Kyungpook
	National University
	Investigation of Memory Operations in InGaAs MFMIS Tunnel FET
FB1-K-4	Kyul Ko ^{1,2} , Dae-Hwan Ahn ¹ , Jai-Youn Jeong ¹ , Byeong-Kwon Ju ² , and Jae-Hoon
09:45-10:00	Han ¹
	¹ KIST, ² Korea University
	Low EOT & Leakage HZO Capacitor (EOT:3.6Å&J _{leak} :7×10 ⁻⁸ A/cm ² @0.8V)
	Enabled by Low-Temperature & Dielectric-Selective Microwave
FB1-K-5	Annealing
10:00-10:15	Hunbeom Shin, Giuk Kim, Sujeong Lee, Geonhyeong Kang, Hyojun Choi, Taeseung
	Jung, Sangho Lee, and Sanghun Jeon
	School of Electrical Engineering, KAIST



2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

FB1-K-6 10:15-10:30	Low-Voltage and QLC NAND Flash Device Enabled by Hafnia Ferroelectric Layer: Experimental Validation and Modeling Giuk Kim, Hyojun Choi, and Sanghun Jeon School of Electrical Engineering, KAIST
	Impact of the Starting Layer on the Electrical Properties of Superlattice
	HZO
FB1-K-7	Jaemin Yeom ¹ , Woo Young Choi ¹ , and Jun-bum Lee ^{1,2}
10:30-10:45	¹ Department of Electrical and Computer Engineering, Seoul National University,
	² DRAM Technology Development, Semiconductor R&D Center, Samsung Electronics
	Co.Ltd