2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025년 2월 13일(목), 15:50-17:20 Room A(그랜드볼룸 I), 4층

K. Memory (Design & Process Technology) 분과 027_[TA3-K] Charge Trapped Memory Technology - II

좌장: 백승재 마스터(삼성전자), 강명곤 교수(서울시립대학교)

	Development Trend for Cell Structure Having More 500 Layers in 3D NAND
本청 TA3-K-1 15:50-16:20 TA3-K-2 16:20-16:35	Flash
	Daewoong Kang
	Seoul National University
	Predictive Modeling of Erase Characteristics in 3D V-NAND Memory
	through Physical Analysis and Machine Learning
	In-Je Song ^{1,2} , Tae-Hyun Park ³ , Ga-Min Gwon ³ , and Ji-Woon Yang ^{2,3}
	¹ Global QRA, SK Hynix Inc., ² Department of Semiconductor Convergence Engineering,
	Korea University, ³ Department of Electronics & Information Engineering, Korea University
	Effect of Source Underlap on Hot Electron Injection of Charge-Trapping
TA3-K-3	Tunnel Field Effect Transistors
16:35-16:50	Seon Ho Lee, Hyung Jun Noh, Chang Heon Park, Minseok Cha, and Woo Young Choi
	Department of Electrical and Computer Engineering, Seoul National University
TA3-K-4 16:50-17:05	Analysis of Program Operation Characteristics Induced by Process
	Variation of Channel Hole Etch in 3D Nand Flash Memory
	Won-seop Choi ^{1,3} , In-Je Song ^{2,3} , Tae-Hyun Park ⁴ , Chae-Young Kim ⁴ , Seung-Hyeon
	Kim ⁴ , Ga-Min Gwon ⁴ , and Ji-Woon Yang ^{3,4}
	¹ Nand Plug Etch Technology, SK Hynix Inc., ² Global QRA, SK Hynix Inc., ³ Department of
	Semiconductor Convergence Engineering, Korea University, ⁴ Department of Electronics
	& Information Engineering, Korea University
TA3-K-5 17:05-17:20	Memory Characteristics of Flash Memory Using TiN Metal-Dot Embedded
	SiN _x Charge Trap Layer
	Yun Seo Lim ¹ , San Park ¹ , Se Hyeon Choi ¹ , Bon Cheol Ku ¹ , Seong Ho Lee ¹ , Hyung Jun
	Kim ² , Jae Hyun Yang ² , Bio Kim ² , Young Seon Son ² , Han Mei Choi ² , and Chang Hwan Choi ¹
	¹ Division of Materials Science & Engineering, Hanyang University, ² Memory Process
	Development Team, Samsung Electronics Co., Ltd.