



## Future Normal in Semiconductor

2025년 2월 13일(목), 15:50-17:20

Room A(그랜드볼룸 I), 4층

### K. Memory (Design & Process Technology) 분과

### 027\_[TA3-K] Charge Trapped Memory Technology - II

좌장: 백승재 마스터(삼성전자), 강명곤 교수(서울시립대학교)

<p><b>초청</b> TA3-K-1 15:50-16:20</p>	<p><b>Development Trend for Cell Structure Having More 500 Layers in 3D NAND Flash</b> Daewoong Kang Seoul National University</p>
<p>TA3-K-2 16:20-16:35</p>	<p><b>Predictive Modeling of Erase Characteristics in 3D V-NAND Memory through Physical Analysis and Machine Learning</b> In-Je Song<sup>1,2</sup>, Tae-Hyun Park<sup>3</sup>, Ga-Min Gwon<sup>3</sup>, and Ji-Woon Yang<sup>2,3</sup> <sup>1</sup>Global QRA, SK Hynix Inc., <sup>2</sup>Department of Semiconductor Convergence Engineering, Korea University, <sup>3</sup>Department of Electronics &amp; Information Engineering, Korea University</p>
<p>TA3-K-3 16:35-16:50</p>	<p><b>Effect of Source Underlap on Hot Electron Injection of Charge-Trapping Tunnel Field Effect Transistors</b> Seon Ho Lee, Hyung Jun Noh, Chang Heon Park, Minseok Cha, and Woo Young Choi Department of Electrical and Computer Engineering, Seoul National University</p>
<p>TA3-K-4 16:50-17:05</p>	<p><b>Analysis of Program Operation Characteristics Induced by Process Variation of Channel Hole Etch in 3D Nand Flash Memory</b> Won-seop Choi<sup>1,3</sup>, In-Je Song<sup>2,3</sup>, Tae-Hyun Park<sup>4</sup>, Chae-Young Kim<sup>4</sup>, Seung-Hyeon Kim<sup>4</sup>, Ga-Min Gwon<sup>4</sup>, and Ji-Woon Yang<sup>3,4</sup> <sup>1</sup>Nand Plug Etch Technology, SK Hynix Inc., <sup>2</sup>Global QRA, SK Hynix Inc., <sup>3</sup>Department of Semiconductor Convergence Engineering, Korea University, <sup>4</sup>Department of Electronics &amp; Information Engineering, Korea University</p>
<p>TA3-K-5 17:05-17:20</p>	<p><b>Memory Characteristics of Flash Memory Using TiN Metal-Dot Embedded SiN<sub>x</sub> Charge Trap Layer</b> Yun Seo Lim<sup>1</sup>, San Park<sup>1</sup>, Se Hyeon Choi<sup>1</sup>, Bon Cheol Ku<sup>1</sup>, Seong Ho Lee<sup>1</sup>, Hyung Jun Kim<sup>2</sup>, Jae Hyun Yang<sup>2</sup>, Bio Kim<sup>2</sup>, Young Seon Son<sup>2</sup>, Han Mei Choi<sup>2</sup>, and Chang Hwan Choi<sup>1</sup> <sup>1</sup>Division of Materials Science &amp; Engineering, Hanyang University, <sup>2</sup>Memory Process Development Team, Samsung Electronics Co., Ltd.</p>