



Future Normal in Semiconductor

2025년 2월 14일(금), 10:55-12:40

Room K(하트 I), 6층

K. Memory (Design & Process Technology) 분과

063_[FK2-K] Ferroelectric and Oxide Channel based Memory Technology

좌장: 김성준 교수(동국대학교), 양승열 마스터(SAIT)

<p>FK2-K-1 10:55-11:10</p>	<p>Application-Dependent Bias Scheme Optimization for Ferroelectric-Tunnel-FET-Based One-Transistor Ternary Content-Addressable Memory Minjeong Ryu^{1,2}, Jae Seung Woo^{1,2}, Yeonwoo Kim^{1,2}, and Woo Young Choi^{1,2} ¹Department Electrical and Computer Engineering, Seoul National University, ²Inter-university Semiconductor Research Center, Seoul National University</p>
<p>FK2-K-2 11:10-11:25</p>	<p>Achieving Low-Voltage Operation of 1T-nC FRAM Via Precise Engineering of Polarization Switching Kinetics in Hafnia Ferroelectrics Sangho Lee, Giuk Kim, Chaeheon Kim, Yunseok Nam, Junghyeon Hwang, Hunbeom Shin, Seokjoong Shin, and Sanghun Jeon School of Electrical Engineering, KAIST</p>
<p>FK2-K-3 11:25-11:40</p>	<p>The Opportunity of Anti -ferroelectrics in FeFET for the Emerging Non-volatile Memory Applications School of Electrical Engineering, KAIST</p>
<p>FK2-K-4 11:40-11:55</p>	<p>Comparison of Bi-Layer and Tri-Layer Structures in ZrO₂/ZnO/HfO₂ Synaptic Devices for Improved Neuromorphic Performance Dong-Min Kim¹, Yu-Bin Kim¹, Sung-Ho Kim¹, Chae-Min Yeom¹, Shivam Kumar Gautam¹, Hyuk-Min Kwon², Yong-Goo Kim³, and Hi-Deok Lee¹ ¹Department of Electronics Engineering, Chungnam National University, ²School of Electronic & Electrical Engineering, Hankyong National university, ³Department of Green Semiconductor System, Korea Polytechnics</p>
<p>FK2-K-5 11:55-12:10</p>	<p>Study of IGZO-Based CTF Memory With State Updates In Array Ria Choi¹, Eunpyo Park², Heerak Wi¹, Dae Kyu Lee², Min Jee Kim², and Joon Young Kwak¹ ¹Ewha Womans University, ²KIST</p>



제 32회 한국반도체학술대회

The 32nd Korean Conference on Semiconductors

2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

FK2-K-6 12:10-12:25	Electrically Erasable Oxide-Semiconductor-Channel Charge Trap Flash Memory with Unipolar Operation Chanyeong Go ¹ , Seongmin Park ¹ , and Yoonyoung Chung ^{1,2,3} ¹ Department of Electrical Engineering, POSTECH, ² Department of Semiconductor Engineering, POSTECH, ³ Center for Semiconductor Technology, POSTECH
------------------------	--