



## Future Normal in Semiconductor

2025년 2월 14일(금), 15:10-17:10

Room D(에메랄드 I), 5층

### A. Interconnect & Package 분과

#### 070\_[FD3-A] Advanced Package 2

좌장: 주지호 책임(한국전자통신연구원), 이소연 교수(대한민국연구원)

<p>FD3-A-1 15:10-15:25</p>	<p><b>대기압 기화 플라즈마를 이용한 웨이퍼 본딩 기술</b> Wonyoung Choi, Bumki Moon, Jungshin Lee, Yongjoo Lee, Byeongtak Park, Seung ho Han, Nungpyo Hong, and Kyeongbin Lim Semiconductor R&amp;D Center, Samsung Electronics Co., Ltd.</p>
<p>FD3-A-2 15:25-15:40</p>	<p><b>TEOS SiO<sub>2</sub> Film Deposition Optimization for Increasing Capability and Securing TSV Robustness of HBM</b> Intae Whoang<sup>1</sup>, Byung Yoon Lim<sup>2</sup>, Kijun Bang<sup>2</sup>, and Sang Un Lee<sup>2</sup> SK hynix</p>
<p>FD3-A-3 15:40-15:55</p>	<p><b>Crystal Plasticity-Based Modeling of the Influence of Microstructures and Grain Boundary Junction Types on the Cu-Cu Bonding Interface.</b> Jae-Uk Lee<sup>1</sup>, Hyun-Dong Lee<sup>1</sup>, Sung-Hyun Oh<sup>1</sup>, Jihun Kim<sup>1</sup>, Ki-Beom Kim<sup>2</sup>, Ho-Jin Lee<sup>3</sup>, Yeon-Su Kim<sup>2</sup>, Gyeong-Bim Lim<sup>3</sup>, Sarah-Eunkyung Kim<sup>4</sup>, Hoo-Jeong Lee<sup>1</sup>, and Eun-Ho Lee<sup>1</sup> <sup>1</sup>Sungkyunkwan University, <sup>2</sup>Sk Hynix, <sup>3</sup>Samsung Electronics, <sup>4</sup>Seoul National University of Science of Technology</p>
<p>FD3-A-4 15:55-16:10</p>	<p><b>Drive Circuit for Semiconductor Die Testing and Applications</b> Youngwoo Yoo and Young-Joon Kim Gachon University</p>
<p>FD3-A-5 16:10-16:25</p>	<p><b>An Efficient Standardized Simulation Model for Evaluation of Board Level Reliability in Semiconductor Applications</b> Jaehee An<sup>1</sup>, Wan-Kyu Choi<sup>2</sup>, and Sangyul Ha<sup>1</sup> <sup>1</sup>Department of Semiconductor Engineering, Myongji University, <sup>2</sup>DRAM Module Solution, SK hynix</p>



# 제 32회 한국반도체학술대회

The 32nd Korean Conference on Semiconductors

2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

## *Future Normal in Semiconductor*

<b>FD3-A-6</b> <b>16:25-16:40</b>	<b>Advanced Cu/Polymer Hybrid bonding for 3D Multi-chip Stacking Process</b> Jihun Kim and Jong Kyoung Park Department of Semiconductor Engineering, Seoul National University of Science and Technology
<b>FD3-A-7</b> <b>16:40-16:55</b>	<b>Digital Design and DOE-Based Analysis for Optimal Wire Configuration in Diode Modules</b> Na-Yeon Choi <sup>1,2</sup> and Sung-Uk Zhang <sup>1,2</sup> <sup>1</sup> Digital Twin Laboratory, Dong-Eui University, <sup>2</sup> Center for Brain Busan 21 Plus Program