



제 32회 한국반도체학술대회

The 32nd Korean Conference on Semiconductors

2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

Future Normal in Semiconductor

2025년 2월 14일(금), 09:00-10:45

Room D(에메랄드 I), 5층

Q. Metrology, Inspection, Analysis, and Yield Enhancement 분과

044_[FD1-Q] Metrology, Inspection, Analysis, and Yield Enhancement I

좌장: 강상우 소장(한국표준과학연구원), 정용우 TL(SK 하이닉스)

<p>초청 FD1-Q-1 09:00-09:30</p>	<p>Thickness Measurement of Metal Layers via Photoacoustic Waves Induced by Femtosecond Pulses Woojeong Lee, Seung-Yu Jeong, Yeo-Jun Park, and Joohyung Lee Department of Mechanical System Design Engineering, Seoul National University of Science and Technology</p>
<p>초청 FD1-Q-2 09:30-10:00</p>	<p>반도체 FEB에서의 공정 기준에 대한 고찰 부제 : In Line SEM의 Application별 필요 기준이 무엇이며 어떤 문제점이 있는지 알아보자. 양경모 하이케이엠 주식회사</p>
<p>초청 FD1-Q-3 10:00-10:30</p>	<p>Predicting Embedded Silicon-Germane(eSiGe) Defects in Foundry PMOSFET Devices Using Machine Learning Techniques Caused by Outdoor Nanoparticles Jongmin Lee^{1,2}, Jungtae Park^{1,2}, Il-Jin Kim², Haeun Lee², and Sehoon Park² ¹Department of Materials Science and Engineering, Yonsei University, ²Samsung Electronics Co., Ltd.</p>
<p>FD1-Q-4 10:30-10:45</p>	<p>A High Density Full Wafer Structure Measurement Method based on Imaging Ellipsometry for Process Uniformity Control Jinwoo Ahn¹, Hyukjoon Cho¹, Jaehyun Son¹, Changhyeong Yoon¹, Ji Yong Shin¹, Juntaek Oh¹, Donggun Lee¹, Seunga Lim¹, Eunsoo Hwang¹, Jinsoo Lee¹, Jaewon Lee¹, Taeyong Jo¹, Jihye Lee², Younghoon Sohn³, and Myungjun Lee¹ ¹Advanced Process Development Team ⁴, Semiconductor R&D Center, Samsung Electronics Co., Ltd, ²DRAM Process Architecture Team, DRAM Product & Technology Technology, Samsung Electronics Co., Ltd, ³Metrology & Inspection Technology Team, Common Tech Center, Samsung Electronics Co., Ltd,</p>