### 2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

## Future Normal in Semiconductor

2025년 2월 14일(금), 09:00-10:45 Room B(그랜드볼룸III), 4층

### K. Memory (Design & Process Technology) 분과 042\_[FB1-K] Ferroelectric Memory Technology

#### 좌장: 김윤 교수(서울시립대학교), 심원보 교수(서울과학기술대학교)

	Vertical Self-Rectifying Ferroelectric Tunnel Junction-based 3D Content	
FB1-K-1	Addressable Memory for Data-Centric Computing	
09:00-09:15	Chaeheon Kim, Junghyeon Hwang, Yongsu Kim, and Sanghun Jeon	
	School of Electrical Engineering, KAIST	
FB1-K-2 09:15-09:30	Enhanced Non-Volatile Memory Performance in CNT-FeFETs with Zr-	
	Doped HfO <sub>2</sub> Ferroelectric Layer	
	So-Jeong Park <sup>1</sup> , Hanbin Lee <sup>1</sup> , Hyo-In Yang <sup>1</sup> , Gyeongsu Min <sup>1</sup> , Jun-Ho Jang <sup>1</sup> , Jeong Yeon Im <sup>1</sup> , Ji Won Park <sup>1</sup> , Seonghyeon Jeong <sup>1</sup> , Dae Hwan Kim <sup>1</sup> , Jong-Ho Bae <sup>1</sup> , Min-Ho Kang <sup>2</sup> , Dong Myong Kim <sup>3</sup> , and Sung-Jin Choi <sup>1</sup>	
	<sup>1</sup> School of Electrical Engineering, Kookmin University, <sup>2</sup> Department of Nano-process,	
	NNFC, <sup>3</sup> Department of Advanced Technology, DGIST	
FB1-K-3 09:30-09:45	Analysis of Leakage-Current-Assisted Polarization Mechanism for	
	Memory Window Expansion in Ferroelectric a-InGaZnO <sub>x</sub> Thin Film	
	Transistor	
	Sujong Kim <sup>1</sup> , Ha-Neul Lee <sup>1</sup> , Hyojin Yang <sup>1</sup> , Hwan Jin Kim <sup>1</sup> , Hyunwook Jeong <sup>1</sup> , Yubin	
	Choi <sup>1</sup> , Sung-Jin Choi <sup>1</sup> , Dong Myong Kim <sup>2</sup> , Dae Hwan Kim <sup>1</sup> , Sung Yun Woo <sup>3</sup> , and Jong-Ho Bae <sup>1</sup>	
	<sup>1</sup> School of Electrical Engineering, Kookmin University, <sup>2</sup> Department of Advanced	
	Technology, DGIST, <sup>3</sup> School of Electronic and Electrical Engineering, Kyungpook National	
	University	
	Investigation of Manager Operations in InCo. As MEMIC Translated	
FB1-K-4 09:45-10:00	Investigation of Memory Operations in InGaAs MFMIS Tunnel FET  Kyul Ko <sup>1,2</sup> , Dae-Hwan Ahn <sup>1</sup> , Jai-Youn Jeong <sup>1</sup> , Byeong-Kwon Ju <sup>2</sup> , and Jae-Hoon Han <sup>1</sup> <sup>1</sup> KIST, <sup>2</sup> Korea University	



### 2025년 2월 12일(수)-14일(금) | 강원도 하이원리조트

# Future Normal in Semiconductor

	Low EOT & Leakage HZO Capacitor (EOT:3.6Å&J <sub>leak</sub> :7×10 <sup>-8</sup> A/cm <sup>2</sup> (00.8V)
FB1-K-5 10:00-10:15	Enabled by Low-Temperature & Dielectric-Selective Microwave Annealing
	Hunbeom Shin, Giuk Kim, Sujeong Lee, Geonhyeong Kang, Hyojun Choi, Taeseung
	Jung, Sangho Lee, and Sanghun Jeon
	School of Electrical Engineering, KAIST
	Low-Voltage and QLC NAND Flash Device Enabled by Hafnia Ferroelectric
FB1-K-6	Layer: Experimental Validation and Modeling
10:15-10:30	Giuk Kim, Hyojun Choi, and Sanghun Jeon
	School of Electrical Engineering, KAIST
FB1-K-7 10:30-10:45	Impact of the Starting Layer on the Electrical Properties of Superlattice
	HZO
	Jaemin Yeom <sup>1</sup> , Jun bum Lee <sup>1,2</sup> , and Woo Young Choi <sup>1</sup>
	<sup>1</sup> Department of Electrical and Computer Engineering, Seoul National University, <sup>2</sup> DRAM
	Technology Development, Semiconductor R&D Center, Samsung Electronics Co., Ltd.