



# 제 31회 한국반도체학술대회

The 31st Korean Conference on Semiconductors

2024년 1월 24일(수)-26일(금) | 경주화백컨벤션센터(HICO)

2024년 1월 25일(목), 10:55-12:40

Room H(202), 2층

K. Memory (Design & Process Technology) 분과

[TH2-K] DRAM

좌장: 오정훈 마스터(삼성전자)

<p>초청발표</p> <p>TH2-K-1</p> <p>10:55-11:25</p>	<p>Improvement of DRAM Cell Data Sensing Margin by Retargeting Local Misalignment and Process Skew</p> <p>Kyuseok Lee<sup>1</sup>, Jungyoung Koh<sup>1</sup>, Hyunju Sung<sup>1</sup>, Jaehyun Yu<sup>1</sup>, Hyunmi Ji<sup>1</sup>, Yeongeun Kim<sup>1</sup>, Hyewon Kim<sup>1</sup>, Jae Bum Jeon<sup>1</sup>, Jiseong Jeong<sup>1</sup>, Sunha Baek<sup>2</sup>, Ohhun Kwon<sup>2</sup>, and Jemin Park<sup>1</sup></p> <p><sup>1</sup>Semiconductor R&amp;D Center, Samsung Electronics Co., Ltd., <sup>2</sup>Design Technology Team, Samsung Electronics Co., Ltd.</p>
<p>초청발표</p> <p>TH2-K-2</p> <p>11:25-11:55</p>	<p>Challenges and Issues of 2T-0C Device for DRAM Applications with Respect to Write/Read Operation and 3D Cell Architectures</p> <p>Dae Hwan Kang<sup>1,4</sup>, Juyoung Yun<sup>2</sup>, Suwon Seong<sup>2</sup>, Beongwoo Lee<sup>3</sup>, Junyoung Choi<sup>3</sup>, Jimin Lee<sup>3</sup>, Min-Su Cho<sup>2</sup>, Yoonyoung Chung<sup>1,2,4</sup>, Sung Woong Chung<sup>1,4</sup>, and Seyoung Kim<sup>1,3,4</sup></p> <p><sup>1</sup>Department of Semiconductor Engineering, POSTECH, <sup>2</sup>Department of Electrical Engineering, POSTECH, <sup>3</sup>Department of Materials Science and Engineering, POSTECH, <sup>4</sup>CSTC, POSTECH</p>
<p>TH2-K-3</p> <p>11:55-12:10</p>	<p>Computational Device Design of Cylindrical IGZO 2T0C DRAM Cell</p> <p>Sang-Mok Jeong and Sung-Min Hong</p> <p>School of Electrical Engineering and Computer Science, GIST</p>
<p>TH2-K-4</p> <p>12:10-12:25</p>	<p>Mitigating Leakage Current Issues in 1-Row Hammer by Introducing Buried Oxide under the BCAT Structure</p> <p>Sang Hyun Lee, Yeon Seok Kim, Chang Young Lim, and Min-Woo Kwon</p> <p>Department of Electric Engineering, Gangneung-Wonju National University</p>
<p>TH2-K-5</p> <p>12:25-12:40</p>	<p>A Novel 2T0C DRAM Cell Structure and Refresh Technique for Processing-in-memory Applications</p> <p>Seong Hwan Kong, Hui-Jae Choi, Chan-Gi Yook, and Wonbo Shim</p> <p>Seoul National University of Science and Technology</p>