2023년 2월 13일(월) ~ 15 일(수) | 강원도 하이원리조트(그랜드호텔 컨벤션타워)

2023년 2월 15일(수), 10:45-12:30 Room L (다이아몬드 II, 6층)

G. Device & Process Modeling, Simulation and Reliability 분과 [WL2-G] Characterization and Compact Model

좌장: 우지용 교수(경북대학교), 김성호 교수(세종대학교)

46. THO ET(04111E), BOY ET(M0111E)	
WL2-G-1 10:45-11:00	TCAD Analysis of Low Resistance Ohmic Contacts to 2DEG Structures Sethu Merin George, I.G Lee, H.B Jo, and Dae-Hyun Kim School of Electronics Engineering, Kyungpook National University
WL2-G-2 11:00-11:15	Modeling and Characterization of Contact and Spreading Resistances in Vertical 3D Silicon FET with Asymmetric Structure Jae Wook Yoo¹, Ji-Man Yoo², Hong Seung Lee¹, Hyeon Jun Song¹, Seongbin Lim¹, Jo-Hak Jung¹, Kihyun Kim¹, Keun Heo¹, Yang-Kyu Choi², and Hagyoul Bae¹ **Jeonbuk National University, **2KAIST**
WL2-G-3 11:15-11:30	On the Universality of Drain-induced-barrier-lowering in FETs Su-Min Choi ¹ , Wan-Soo Park ¹ , Ji-Hoon Yoo ¹ , Hyo-Jin Kim ¹ , Hyuk-Min Kwon ² , Takuya Tsutsumi ³ , Hiroki Sugiyama ³ , Hideaki Matsuzaki ³ , Jang-Kyoo Shin ¹ , Jae-Hak Lee ¹ , and Dae-Hyun Kim ¹ ¹ Kyungpook National University, ² Polytechnics, ³ NTT Co.
WL2-G-4 11:30-11:45	Automatic Prediction of MOSFET Threshold Voltage Using Machine Learning Algorithm DongGeun Park ¹ , Seoyeon Choi ¹ , Min Jung Kim ¹ , Seain Bang ¹ , Jungchun Kim ¹ , Seunghee Jin ¹ , Ki Seok Huh ¹ , Donghyun Kim ¹ , Jerome Mitard ² , Chul Han ¹ , and Jae Woo Lee ¹ ¹ Department of Electronics and Information Engineering, Korea University, ² Imec
WL2-G-5 11:45-12:00	Extraction Technique for Characteristic Parameters in Si MOSFETs through the Dual Sweep Current-to-Transconductance Ratio Ju Young Park, Han Bin Yoo, Haesung Kim, Ji Hee Ryu, Seung Hyeop Han, Jong-Ho Bae, Sung-Jin Choi, Dae Hwan Kim, and Dong Myong Kim Kookmin University
WL2-G-6 12:00-12:15	Strategies for Generating Data-efficient Neural Compact Model Using Measured MOSFET Data Kyung Jin Rim ¹ , Kyungmin Kim ¹ , Haesung Kim ² , Ha Neul Lee ² , Junseong Park ² , Dong Myong Kim ² , Jong-Ho Bae ² , Chanwoo Park ¹ , and Soogine Chong ¹ ¹ Alsemy Inc., ² School of Electrical Engineering, Kookmin University
WL2-G-7 12:15-12:30	Development of In-House Compact Model for Multigate MOSFETs Using the Verilog-A Seong-Min Han, Kwang-Woon Lee, and Sung-Min Hong School of Electrical Engineering and Computer Science, GIST