



# 제 29회 한국반도체학술대회

The 29th Korean Conference on Semiconductors

2022년 1월 24일(월)~ 26일(수) | 강원도 하이원 그랜드호텔(컨벤션타워)

2022년 1월 26일(수), 15:45-17:30

Room L (다이아몬드 II, 6층)

## N. VLSI CAD 분과

### [WL4-N] New Devices and Hardware with CAD

좌장: 송대건 교수(경북대학교), 장경욱 교수(성균관대학교)

<p><b>WL4-N-1</b> 15:45-16:00</p>	<p><b>A Novel Ternary Logic Gates Implementation, Using Anti-Ambipolar Transistors(AAT) and PMOSs</b> Jongbeom Kim<sup>1</sup> and Taigon Song<sup>1,2</sup> <sup>1</sup><i>School of Electronics Engineering, Kyungpook National University,</i> <sup>2</sup><i>School of Electronic and Electrical Engineering, Kyungpook National University</i></p>
<p><b>WL4-N-2</b> 16:00-16:15</p>	<p><b>Standard Cell Design Methodology for Complementary FETs (CFETs)</b> Eunbin Park<sup>1</sup> and Taigon Song<sup>1,2</sup> <sup>1</sup><i>School of Electronics Engineering, Kyungpook National University,</i> <sup>2</sup><i>School of Electronic and Electrical Engineering, Kyungpook National University</i></p>
<p><b>WL4-N-3</b> 16:15-16:30</p>	<p><b>Buried Power Rail Schemes Analysis in 3nm Layout</b> Taehak Kim and Taigon Song <i>School of Electronic and Electrical Engineering, Kyungpook National University</i></p>
<p><b>WL4-N-4</b> 16:30-16:45</p>	<p><b>Low Power Ternary Logic Circuit Using Depletion-type MOSFET</b> Hyundong Lee<sup>1</sup> and Taigon Song<sup>1,2</sup> <sup>1</sup><i>School of Electronics Engineering, Kyungpook National University,</i> <sup>2</sup><i>School of Electronic and Electrical Engineering, Kyungpook National University</i></p>
<p><b>WL4-N-5</b> 16:45-17:00</p>	<p><b>T-CMOS 를 이용한 최적의 삼진 순차회로 설계</b> Jonghyun Ko<sup>1</sup> and Taigon Song<sup>1,2</sup> <sup>1</sup><i>School of Electronic and Electrical Engineering, Kyungpook National University,</i> <sup>2</sup><i>School of Electronics Engineering, Kyungpook National University</i></p>
<p><b>WL4-N-6</b> 17:00-17:15</p>	<p><b>Power Efficiency Analysis of DC-DC Converters in XMODEL</b> Piljun Jeong<sup>1</sup> and Jaeha Kim<sup>2</sup> <sup>1</sup><i>Inter-University Semiconductor Research Center, Seoul National University,</i> <sup>2</sup><i>Department of Electrical and Computer Engineering, Seoul National University</i></p>
<p><b>WL4-N-7</b> 17:15-17:30</p>	<p><b>Data Bus Inversion Encoder Hardware Design for Serializer-Containing Data Bus Scheme</b> Seongyoon Kang and Jongsun Park <i>Department of Semiconductor System Engineering, Korea University</i></p>