



S. Chip Design Contest 분과

2021년 1월 25일(월), 09:00-10:30 / 채널 D

[MD1-S] Chip Design Contest

좌장: 차혁규 교수 (서울과학기술대학교), 채형일 교수 (건국대학교)

<p>MD1-S-1 09:00-09:15</p>	<p>Low Power ADC Design for Mixed Signal Convolutional Layer Accelerator JungYeon Lee, DaeHu Park, Malik-Summair Asghar, and HyungWon kim <i>Department of Electronic Engineering, Chungbuk National University</i></p>
<p>MD1-S-2 09:15-09:30</p>	<p>Secure RISC-V SoC for Neural Processing System Sunyoung Park¹, Hyunji Kim¹, Sung Yeon Kim², Wooseok Byun³, and Ji-Hoon Kim¹ ¹<i>Department of Electronic and Electrical Engineering, Ewha Womans University,</i> ²<i>Synopsys Korea,</i> ³<i>Information and Electronics Research Institute, KAIST</i></p>
<p>MD1-S-3 09:30-09:45</p>	<p>A High-Linearity Capacitively Coupled Continuous-Time Delta-Sigma Modulator for Sensor Readout ICs Chaegang Lim, Yohan Choi, and Chulwoo Kim <i>Department of Electrical Engineering, Korea University</i></p>
<p>MD1-S-4 09:45-10:00</p>	<p>Fully Differential Class-D Audio Amplifier with Bridge-Tied Load Half-Side Switching Mode Achieving Low Standby Quiescent Current of 660μA Ji-Hun Lee and Hyun-Sik Kim <i>School of Electrical Engineering, KAIST</i></p>
<p>MD1-S-5 10:00-10:15</p>	<p>A Class-AB OTA with Slew-Rate Enhancement Technique for High speed Discrete-Time Delta-Sigma Modulator Seokjae Song and Jeongjin Roh <i>Division of Electrical Engineering, Hanyang University</i></p>
<p>MD1-S-6 10:15-10:30</p>	<p>Time-interleaved Noise-shaping SAR ADC with Redundancy Error Correction Technique Kihyun Kim¹, Younggyun Oh², Seungjun Lee¹, and Hyungil Chae¹ ¹<i>Department of Electrical Engineering, Konkuk University,</i> ²<i>Department of Electrical Engineering, Kookmin University</i></p>