

## N. VLSI CAD 분과

2020년 2월 13일(목), 09:00-10:30 / Room H (하트 I, 6층)

### ■ [TH1-N] System & Circuit Design Analysis and Optimization

좌장: 강석형 교수 (POSTECH), 송대건 교수 (경북대학교)

TH1-N-1 09:00-09:15	<b>Loading-Effect-Aware Interface Model for SystemVerilog-SPICE Co-Simulation</b> Yanmei Li and Jaeha Kim <i>Department of Electrical and Computer Engineering, Seoul National University</i>
TH1-N-2 09:15-09:30	<b>Supply Voltage Analysis for Power Delay Optimization of Logic Design</b> Minju Kim, Daejeong Kim, and Hyunsun Mo <i>Department of Electronics Engineering, Kookmin University</i>
TH1-N-3 09:30-09:45	<b>Spike Counts Based Early Termination Scheme for Low Latency Neuromorphic Hardware</b> Geonho Kim, Taehwan Kimm, Seunghwan Bang, Hoyoung Tang, and Jongsun Park <i>Department of Electronic Engineering, Korea University</i>
TH1-N-4 09:45-10:00	<b>Spatial Correlation-aware Compression Algorithm for Energy-efficient CNN Accelerators</b> Yoonho Park, Yesung Kang, Sunghoon Kim, Eunji Kwon, and Seokhyeong Kang <i>Department of Electrical Engineering and Future IT Innovation Lab, POSTECH</i>
TH1-N-5 10:00-10:15	<b>2.5D Interposer Bus Routing for Multi-Flip Chip Designs</b> Sung-Yun Lee, Daeyeon Kim, Minhyuk Kweon, and Seokhyeong Kang <i>Department of Electrical Engineering, POSTECH</i>
TH1-N-6 10:15-10:30	<b>Designs of Converting Circuit between Binary and Ternary Logic</b> Seunghan Baek <sup>1</sup> , Sunmean Kim <sup>2</sup> , and Seokhyeong Kang <sup>1</sup> <i><sup>1</sup>Department of Electrical Engineering, POSTECH, <sup>2</sup>Department of Electrical Engineering, UNIST</i>