

G. Device & Process Modeling, Simulation and Reliability 분과

2020년 2월 13일(목), 10:45-12:30 / Room D (사파이어 II+III, 5층)

■ [TD2-G] Atomistic Modeling

좌장: 이재우 교수 (고려대학교), 우지용 선임연구원 (한국전자통신연구원)

TD2-G-1 10:45-11:15	<p>[초청]</p> <p>Atomistic Molecular Dynamics Simulation for Semiconductor Processes Using Neural Network Potentials</p> <p>Dongheon Lee, Kyeongpung Lee, Wonseok Jeong, Kyuhyun Lee, Dongsun Yoo, and Seungwu Han</p> <p><i>Department of Materials Science and Engineering, Seoul National University</i></p>
TD2-G-2 11:15-11:30	<p>Investigation into the Effects of Ag Insertion Layer in TiN/SiN_x/TiN ReRAM through Monte Carlo Simulation</p> <p>Yeon-Joon Choi¹, Min-Hwi Kim¹, Suhyun Bang¹, Tae-Hyeon Kim¹, Dong Keun Lee¹, Chae Soo Kim¹, Kyungho Hong¹, Seongjae Cho², and Byung-Gook Park¹</p> <p>¹<i>Inter-University Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering, Seoul National University,</i> ²<i>Department of Electronics Engineering, Gachon University</i></p>
TD2-G-3 11:30-11:45	<p>Atomistic Study on Electronic Structures of Perovskite Heterojunctions: Enhancing Optical Properties with Light-induced Phase Separation</p> <p>Hoon Ryu</p> <p><i>KISTI</i></p>
TD2-G-4 11:45-12:00	<p>Modeling of the Conductive Oxygen Vacancies in the HfO₂ Supercell based on the First Principles Calculation</p> <p>Junsung Park and Sung-min Hong</p> <p><i>School of Electrical Engineering and Computer Science, GIST</i></p>
TD2-G-5 12:00-12:15	<p>Intrinsic Limit of Contact Resistance in PtSe₂ Mono-Multilayer Heterostructure</p> <p>Eun Yeong Yang, Jae Eun Seo, Dongwook Seo, and Jiwon Chang</p> <p><i>UNIST</i></p>
TD2-G-6 12:15-12:30	<p>Tunneling Electroresistance Effect Enhanced by Polar Interface in Hafniabased Ferroelectric Tunnel Junction</p> <p>Junbeom Seo and Mincheol Shin</p> <p><i>School of Electrical Engineering, KAIST</i></p>