



N. VLSI CAD 분과

2019년 2월 14일(목), 09:00-10:45

Room K (국실, 5층)

[TK1-N] Advances in Design Methodology

좌장: 정재용 교수(인천대학교), 양준성 교수(성균관대학교)

<p><b>TK1-N-1</b> 09:00-09:15</p>	<p><b>FPGA Prototyping of Local Binary Convolutional Neural Network</b> Segi Lee, Aidyn Zhakatayev, and Jongeun Lee <i>School of Electrical &amp; Computer Engineering, UNIST</i></p>
<p><b>TK1-N-2</b> 09:15-09:30</p>	<p><b>Fault Influence on Deep Neural Network</b> 이서석, 양준성 <i>성균관대학교 반도체디스플레이공학과</i></p>
<p><b>TK1-N-3</b> 09:30-09:45</p>	<p><b>FPGA Bitstream 분석 SW, BIL 연구</b> 김정현, 양준성 <i>성균관대학교 반도체디스플레이공학과</i></p>
<p><b>TK1-N-4</b> 09:45-10:00</p>	<p><b>Performance Analysis Tool of FPGA Reverse Engineering</b> 조경국, 양준성 <i>성균관대학교 정보통신대학</i></p>
<p><b>TK1-N-5</b> 10:00-10:15</p>	<p><b>Method of Detecting Voltage Drop at Power Distribution Networks with Simple Matrix Calculations</b> Jiyeon Lee and Jaeha Kim <i>Department of Electrical and Computer Engineering, Seoul National University</i></p>
<p><b>TK1-N-6</b> 10:15-10:30</p>	<p><b>Estimating Performance Trade-off between Supply-Induced Jitter and Power Consumption of Clock Distribution Path for Memory I/O Block</b> Jiho Lee and Jaeha Kim <i>Department of Electrical and Computer Engineering, Seoul National University</i></p>
<p><b>TK1-N-7</b> 10:30-10:45</p>	<p><b>Programmable Slope PTAT Temperature Sensor with Auto-Calibration</b> Ho-Jin Jeon, Dong-Gyu Kim, Sung-Jin Kim, and Kang-Yoon Lee <i>Department of Electrical and Computer Engineering, Sungkyunkwan University</i></p>