



## G. Device &amp; Process Modeling, Simulation and Reliability 분과

2019년 2월 14일(목), 09:00-10:45

Room B (마루홀, 2층)

## [TB1-G] Advanced Devices I : Multi-Gate Transistors

좌장: 홍성민 교수(GIST), 나현철 상무(DB하이텍)

<b>TB1-G-1</b> <b>09:00-09:15</b>	<b>High Temperature Characterization of High-K/Metal-Gate 2-Stacked Gate-All-Around Nanowire FET Versus FinFET</b> Soo Hyun Kim <sup>1</sup> , Dong Hyun Kim <sup>1</sup> , Dong Geun Park <sup>1</sup> , Doyoung Jang <sup>2</sup> , and Jae Woo Lee <sup>1</sup> <sup>1</sup> ICT Convergence Technology for Health & Safety and Department of Electronics and Information Engineering, <sup>2</sup> Imec, Belgium
<b>TB1-G-2</b> <b>09:15-09:30</b>	<b>Stress Analysis of Sub-7 nm P- and NMOS Gate-All-Around Transistor Processes on Si Bulk and SiGe-On-Insulator Substrates</b> Ji Hwan Lee, Kihwan Kim, and Saeroonter Oh Department of Electrical Engineering, Hanyang University
<b>TB1-G-3</b> <b>09:30-09:45</b>	<b>Logic Performance of Multi-Stacked Gate-All-Around CMOS Transistors with Strain Incorporation</b> Kihwan Kim, Ji Hwan Lee, and Saeroonter Oh Department of Electrical Engineering, Hanyang University
<b>TB1-G-4</b> <b>09:45-10:00</b>	<b>Threshold Voltage Variation Induced by Source/Drain Mole Fraction and Si/SiGe Intermixing of Silicon Nanosheet Field-Effect Transistors</b> Jinsu Jeong, Jun-Sik Yoon, Seunghwan Lee, and Rock-Hyun Baek Department of Electrical Engineering, POSTECH
<b>TB1-G-5</b> <b>10:00-10:15</b>	<b>Layout Effect Analysis on Sub-10nm bulk-FinFET's Thermal Behaviors with Pre-existing EDA Software</b> Yoongeun Seon <sup>1</sup> , Jaemin Han <sup>1</sup> , Minsik Choi <sup>1</sup> , Heesauk Jhon <sup>2</sup> , and Jongwook Jeon <sup>1</sup> <sup>1</sup> Department of E.E Engineering, Konkuk University, <sup>2</sup> Department of E.I.C. Engineering, Mokpo National University
<b>TB1-G-6</b> <b>10:15-10:30</b>	<b>Physics Based Compact Model of Low-Frequency Noise for Gate-All-Around MOSFETs</b> Boram Yi <sup>1</sup> , Geun Soo Yang <sup>1</sup> , Sylvain Barraud <sup>2</sup> , Laurent Bervard <sup>1</sup> , Jae Woo Lee <sup>1</sup> , and Ji-Woon Yang <sup>1</sup> <sup>1</sup> Department of Electronic & Information Engineering, Korea University, <sup>2</sup> University of Grenoble Alpes, CEA-LETI, Minatec Campus, France
<b>TB1-G-7</b> <b>10:30-10:45</b>	<b>Low Frequency Noise Variability Analysis Depending on Epi-Source/Drain in GAA (Gate-All-Around) FET</b> Geun Soo Yang <sup>1</sup> , Dong Hyun Kim <sup>1</sup> , Dong Geun Park <sup>1</sup> , Soo Hyun Kim <sup>1</sup> , Jung Chun Kim <sup>1</sup> , Sylvain Barraud <sup>2</sup> , Laurent Bervard <sup>2</sup> , and Jae Woo Lee <sup>1</sup> <sup>1</sup> ICT Convergence Technology for Health & Safety and Department of Electronics and Information Engineering, <sup>2</sup> University of Grenoble Alpes, CEA-LETI, Minatec Campus, France