



B. Patterning 분과

2019년 2월 15일(금), 09:15-10:45

Room E (스카이홀, 2층)

[FE1-B] Advanced Patterning Process

좌장: 김현우 교수(한양대학교), 정지원 교수(인하대학교)

<p>FE1-B-1 09:15-09:30</p>	<p>플라즈마 표면 처리를 통한 산화갈륨 기반 FET의 문턱전압 제어 및 응용소자 제작 김장혁, 김지현 <i>고려대학교 화공생명공학과</i></p>
<p>FE1-B-2 09:30-10:00</p>	<p>[초청] 2D-MoS₂ Atomic Layer Etching K. S. Kim¹, K. H. Kim¹, Y. J. Ji¹, and G. Y. Yeom^{1,2} ¹<i>School of Advanced Materials Science and Engineering, Sungkyunkwan University,</i> ²<i>SKKU Advanced Institute of Nano Technology, Sungkyunkwan University</i></p>
<p>FE1-B-3 10:00-10:15</p>	<p>Dry Etching of SiO₂ Layers Using Fluoroether Compounds Having Low Global Warming Potential Taehwan Cha¹, Yongjae Kim², Sangin Lee¹, Yegeun Cho¹, and Heeyeop Chae^{1,2} ¹<i>School of Chemical Engineering, Sungkyunkwan University,</i> ²<i>SKKU Advanced Institute of Nano Technology, Sungkyunkwan University</i></p>
<p>FE1-B-4 10:15-10:30</p>	<p>Resist-Free Fabrication of Three-Dimensional Silicon in a Single Chemical Process Bugeun Ki^{1,2}, Keorock Choi^{1,2}, Kyunghwan Kim^{1,2}, and Jungwoo Oh^{1,2} ¹<i>School of Integrated Technology, Yonsei University,</i> ²<i>Yonsei Institute of Convergence Technology</i></p>
<p>FE1-B-5 10:30-10:45</p>	<p>Process Developing of Nanonet Structure Using Polystyrene Nanoparticles for High-Performance LTPS TFT Application Gil Sang Yoon¹, Donghoon Kim¹, Iksoo Park¹, Bo Jin¹, and Jeong-soo Lee^{1,2} ¹<i>Department of Electrical Engineering, POSTECH,</i> ²<i>Division of IT-Convergence Engineering, POSTECH</i></p>