



# 제25회 한국반도체학술대회

The 25<sup>th</sup> Korean Conference on Semiconductors

2018년 2월 5일(월)-7일(수), 강원도 하이원리조트 컨벤션 호텔

2018년 2월 7일(수), 09:00-10:30

Room I (청옥II+III, 6층)

## K. Memory (Design & Process Technology) 분과

### [W11-K] Topics Related to Memory Design

좌장: 민경식 교수(국민대학교), 황희돈 박사(삼성전자)

W11-K-1 09:00-09:30	<b>[초청]</b> <b>Physics-based SPICE Modeling for Phase-Change Memory Cell</b> Jongwook Jeon <i>Department of Electronics Engineering, Konkuk University</i>
W11-K-2 09:30-09:45	<b>SPICE-Based Simulation Study of Cu/AlO<sub>x</sub>/Pt Conductive-Bridge Resistive Access Memory-CMOS Integrated Circuit for Reconfigurable Logic</b> Jun Tae Jang <sup>1</sup> , Geumho Ahn <sup>1</sup> , Daehyun Ko <sup>1</sup> , Hye Ri Yu <sup>1</sup> , Haesun Jung <sup>1</sup> , Chansoo Yoon <sup>2</sup> , Sangik Lee <sup>2</sup> , Bae Ho Park <sup>2</sup> , Hyun-Sun Mo <sup>1</sup> , Sung-Jin Choi <sup>1</sup> , Dong Myong Kim <sup>1</sup> , and Dae Hwan Kim <sup>1</sup> <i><sup>1</sup>School of Electrical Engineering, Kookmin University, <sup>2</sup>Department of Physics, Konkuk University</i>
W11-K-3 09:45-10:00	<b>메모리 예비자원 사용 효율을 고려한 3차원 메모리 수리 기법</b> 이하영, 한동현, 이승택, 강성호 <i>Department of Electrical and Electronic Engineering, Yonsei University</i>
W11-K-4 10:00-10:15	<b>Low Power Contents Addressable Memory with NMOS Gated Selective Precharge Matchline</b> Kwanghyo Jeong, Kyeongho Lee, Woong Choi, and Jongsun Park <i>School of Electrical Engineering, Korea University</i>