



제25회 한국반도체학술대회

The 25th Korean Conference on Semiconductors

2018년 2월 5일(월)-7일(수), 강원도 하이원리조트 컨벤션 호텔

2018년 2월 7일(수), 09:00-10:30

Room I (청옥II+III, 6층)

K. Memory (Design & Process Technology) 분과 [WI1-K] Topics Related to Memory Design

WI1-K-1 09:00-09:30	[초청] Physics-based SPICE Modeling for Phase-Change Memory Cell 전종욱 건국대학교
WI1-K-2 09:30-09:45	SPICE-Based Simulation Study of Cu/AlOX/Pt Conductive-Bridge Resistive Access Memory-CMOS Integrated Circuit for Reconfigurable Logic Jun Tae Jang ¹ , Geumho Ahn ¹ , Daehyun Ko ¹ , Hye Ri Yu ¹ , Haesun Jung ¹ , Chansoo Yoon ² , Sangik Lee ² , Bae Ho Park ² , Hyun-Sun Mo ¹ , Sung-Jin Choi ¹ , Dong Myong Kim ¹ , and Dae Hwan Kim ¹ <i>¹School of Electrical Engineering, Kookmin University, ²Department of Physics, Konkuk University</i>
WI1-K-3 09:45-10:00	메모리 예비자원 사용 효율을 고려한 3차원 메모리 수리 기법 이하영, 한동현, 이승택, 강성호 <i>Department of Electrical and Electronic Engineering, Yonsei University</i>
WI1-K-4 10:00-10:15	Low Power Contents Addressable Memory with NMOS Gated Selective Precharge Matchline Kwanghyo Jeong, Kyeongho Lee, Woong Choi, and Jongsun Park <i>School of Electrical Engineering, Korea University</i>