2018년 2월 7일(수), 09:00-10:30 Room I (청옥II+III, 6층)

## K. Memory (Design & Process Technology) 분과 [WI1-K] Topics Related to Memory Design

WI1-K-1 09:00-09:30	[초청] Physics-based SPICE Modeling for Phase-Change Memory Cell 전종욱 건국대학교
WI1-K-2 09:30-09:45	SPICE-Based Simulation Study of Cu/AlOX/Pt Conductive-Bridge Resistive Access Memory-CMOS Integrated Circuit for Reconfigurable Logic Jun Tae Jang <sup>1</sup> , Geumho Ahn <sup>1</sup> , Daehyun Ko <sup>1</sup> , Hye Ri Yu <sup>1</sup> , Haesun Jung <sup>1</sup> , Chansoo Yoon <sup>2</sup> , Sangik Lee <sup>2</sup> , Bae Ho Park <sup>2</sup> , Hyun-Sun Mo <sup>1</sup> , Sung-Jin Choi <sup>1</sup> , Dong Myong Kim <sup>1</sup> , and Dae Hwan Kim <sup>1</sup> 1 School of Electrical Engineering, Kookmin University, 2 Department of Physics, Konkuk University
WI1-K-3 09:45-10:00	메모리 예비자원 사용 효율을 고려한 3차원 메모리 수리 기법 이하영, 한동현, 이승택, 강성호 Department of Electrical and Electronic Engineering, Yonsei University
WI1-K-4 10:00-10:15	Low Power Contents Addressable Memory with NMOS Gated Selective Precharge Matchline Kwanghyo Jeong, Kyeongho Lee, Woong Choi, and Jongsun Park School of Electrical Engineering, Korea University