G. Device & Process Modeling, Simulation and Reliability 분과

2017년 2월 15일 (수), 08:30-10:00 Room C (사파이어, 2층)

[WC1-G] Device Physics and Characterization 2

좌장: 김대환(국민대학교), 홍성민(광주과학기술원)

WC1-G-1 08:30-08:45	Performance of Black Phosphorous Tunnel FETs under Uniaxial Strain: First- Principles Study
	Sungwoo Jung, Junbeom Seo, and Mincheol Shin School of Electrical Engineering, KAIST
WC1-G-2 08:45-09:00	Ab Initio Study on the Atomic and Electronic Structures of MoS ₂ /oxide Interface Jaehong Park ^{1,2} , Cheol Seong Hwang ^{2,3} , and Jung-Hae Choi ¹
	¹ Center for Electronic Materials, Korea Institute of Science and Technology, ² Department of Materials Science and Engineering, Seoul National University, ³ Inter-University Semiconductor Research Center, Seoul National University
WC1-G-3 09:00-09:15	Determination of Bulk and Interface Density of States in a-IGZO TFTs
	Chan-Yong Jeong ¹ , Hee-Joong Kim ¹ , Jong In Kim ² , Jong-Ho Lee ² , and Hyuck-In Kwon ¹ ¹ School of Electrical and Electronics Engineering, Chung-Ang University, ² School of Electrical Engineering and Computer Science, Seoul National University
WC1-G-4 09:15-09:30	Giant Electroresistance in Edge Metal-Insulator-Metal Tunnel Junction Induced by Electric Fringe Fields from Underlying Ferroelectric Layer
	Sungchul Jung ¹ , Youngeun Jeon ² , Hanbyul Jin ² , Jung-Yong Lee ¹ , Jae-Hyun Ko ³ , Nam Kim ⁴ , Daejin Eom ⁴ , and Kibog Park ^{1,2}
	¹ Department of Physics, Ulsan National Institute of Science and Technology, ² School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology, ³ Department of Physics, Hallym University, ⁴ Korea Research Institute of Standar
WC1-G-5 09:30-09:45	Experimental Investigation of Physical Mechanism for Asymmetrical Degradation
	and Related Noise Properties in a-IGZO TFTs under Simultaneous Gate and Drain Bias Stresses
	Hee-Joong Kim, Chan-Yong Jeong, and Hyuck-in Kwon
	School of Electrical and Electronics Engineering, Chung-Ang University