## K. Memory (Design & Process Technology) 분과

2017년 2월 15일 (수), 12:40-14:25 Room B (토파즈, 2층)

## [WB3-K] Resistance Switching Memories

좌장: 김수길(SK 하이닉스), 민경식(국민대학교)

WB3-K-1 12:40-12:55	Atomic Layer Deposition of 14-15-16 Group Ternary and Quaternary Thin Films for Ovonic Threshold Switching Selector Device
	Sijung Yoo, Taeyong Eom, Taehong Gwon, Sanggyun kim, Euisang Park, Chanyoung Yoo, and Cheol Seong Hwang Department of Materials Science and Engineering and Inter-university Semiconductor Research Center, Seoul National University
WB3-K-2 12:55-13:25	[초청] Memory Devices based on Self-Assembled Materials and Processes  Jang-Sik Lee Department of Materials Science and Engineering, Pohang University of Science and Technology
WB3-K-3 13:25-13:40	A New Concept of Stateful Logic Using CRS//BRS Sub-Circuit  Nuo Xu <sup>1,2</sup> , Kyung Min Kim <sup>3</sup> , Kyung Jean Yoon <sup>1</sup> , Hae Jin Kim <sup>1</sup> , Xing Long Shao <sup>1</sup> , Xi Wen Hu <sup>1</sup> , Liang Fang <sup>2</sup> , and Cheol Seong Hwang <sup>1</sup> <sup>1</sup> Department of Materials Science and Engineering and Inter-University Semiconductor Research Center, Seoul National University, <sup>2</sup> State Key Laboratory of High Performance Computing, National University of Defense Technology, <sup>3</sup> Hewlett-Packard Laboratories,
WB3-K-4 13:40-13:55	Low Power and Forming-Free Resistive Switching Property of Pt/Al <sub>2</sub> O <sub>3</sub> /SiN <sub>x</sub> /Ti Device  Daeeun Kwon, Jung Ho Yoon, Kyung Jean Yoon, Tae Hyung Park, Hae Jin Kim, Xinglong Shao, Yumin Kim, Young Jae Kwon, and Cheol Seong Hwang Department of Materials Science and Engineering and Inter-university Semiconductor Research Center, Seoul National University
WB3-K-5 13:55-14:10	Controllable Non-Reactive TaN Materials as a Promising Resistive Switches Electrode  Tae Yoon Kim <sup>1</sup> , Gwang Ho Baek <sup>2</sup> , and Jin Pyo Hong <sup>1,2</sup> <sup>1</sup> Novel Functional Materials and Devices Lab, The Research Institute for Natural Science, Department of Physics, Hanyang University, <sup>2</sup> Division of Nano-Scale Semiconductor Engineering, Hanyang University
WB3-K-6 14:10-14:25	Improved Controllability of Conductance by Inserting Al <sub>2</sub> O <sub>3</sub> in SiN-based Resistive Switching Memory  Sungjun Kim <sup>1</sup> , Min-Hwi Kim <sup>1</sup> , Hee-Dong Kim <sup>2</sup> , Seongjae Cho <sup>3</sup> , and Byung-Gook Park <sup>1</sup> <sup>1</sup> Inter-university Semiconductor Research Center (ISRC) and the Department of Electrical and Computer Engineering, Seoul National University, <sup>2</sup> Department of Electrical Engineering, Sejong University, <sup>3</sup> Department of Electronic Engineering, Gachon University