

## A. Interconnect & Package 분과

2017년 2월 15일 (수), 10:10-11:40  
Room B (토파즈, 2층)

### [WB2-A] Process Issues of Interconnect

좌장: 이용선(SK 하이닉스), 이원준(세종대학교)

<b>WB2-A-1</b> 10:10-10:25	<b>Potential of Tungsten as Next-Generation Semiconductor Interconnects</b> Dooho Choi <i>School of Advanced Materials Engineering, Dong-Eui University</i>
<b>WB2-A-2</b> 10:25-10:40	<b>Effect of None-TMAH Based Chemical as Post-Clean Chemical on Cu CMP</b> Min Cehol Kang, Hee Jin Kim, Jong Hwa Baek, Young Jun Kim, Kyung Cheol Jung, Choon Hwan Kim, and Joo Young Lee <i>SK Hynix Inc.</i>
<b>WB2-A-3</b> 10:40-10:55	<b>개시제를 통한 고분자 기상증착기법을 활용한 다공성 초절연물질 (k = 2.0) 표면 실링 방법</b> Seong Jun Yoon <sup>1</sup> , Kwanyong Pak <sup>2</sup> , Taewook Nam <sup>3</sup> , Alexander Yoon <sup>4</sup> , Hyungjun Kim <sup>3</sup> , Sung Gap Im <sup>2</sup> , and Byung Jin Cho <sup>1</sup> <sup>1</sup> <i>Department of Electrical Engineering, KAIST</i> , <sup>2</sup> <i>Department of Chemical and Biomolecular Engineering, KAIST</i> , <sup>3</sup> <i>School of Electrical Engineering, Yonsei University</i> , <sup>4</sup> <i>Lam Research Corporation, Fremont</i>
<b>WB2-A-4</b> 10:55-11:10	<b>CMP Conditioning 조건 최적화를 통한 Pad Life Time 연장</b> Hong-joo Lee, Kyung-ho Hwang, Hyung-hwan Kim, and Chang-rock Song <i>DRAM C&amp;C, Process Center, SK Hynix Inc.</i>
<b>WB2-A-5</b> 11:10-11:25	<b>Laser Source를 이용한 Wafer 가공 및 분리기술 최적화</b> 이강원, 민복규, 이충진, 안미래, 김재면 <i>NAND Package Development, SK Hynix Inc.</i>
<b>WB2-A-6</b> 11:25-11:40	<b>고 용량 메모리 모듈의 고속동작 특성 개선을 위한 Ci 저감기술 연구</b> 엄주일, 임상준, 김남석 <i>IPT Development Project, SK Hynix Inc.</i>