

## S. Chip Design Contest **분과**

2017년 2월 14일 (화), 08:30-10:00  
Room D (크리스탈, 2층)

### [TD1-S] Chip Design Contest

좌장: 김태욱(연세대학교), 심재윤(포항공과대학교)

<b>TD1-S-1</b> 08:30-08:45	<b>A Process Compensating Analog PIE Decoder for EPC Gen2 UHF RFID Tag IC</b> Jae-Hun Lee, Dasom Park, Hyun-Sik Lee, Woo-Jin Jo, and Jong-Wook Lee <i>Department of Electronics and Radio Engineering, Kyung Hee University</i>
<b>TD1-S-2</b> 08:45-09:00	<b>300 GHz 7×7 배열 CMOS 이미지 검출기</b> 송기룡, 김정수, 서명교, 이재성 <i>고려대학교 전기전자공학과</i>
<b>TD1-S-3</b> 09:00-09:15	<b>10Gbps Serial-link Transmitter for 10G-EPON</b> Dong-Hyun Yoon, Yo Han Hong, Dong-Gyu Jung, Ngoc-Son Pham, and Kwang-Hyun Baek <i>School of Electrical and Electronics Engineering, Chung-Ang University</i>
<b>TD1-S-4</b> 09:15-09:30	<b>A Single-Ended 6T1D SRAM Cell With Feedback-fade Write Access</b> Kyungho Shin and Jongsun Park <i>School of Electrical Engineering, Korea University</i>
<b>TD1-S-5</b> 09:30-09:45	<b>1GHz에서 동작하는 고성능 EISC 프로세서 설계</b> 김창현, 전재영, 김인식, 민경일, 김선욱 <i>고려대학교 전기전자공학과</i>
<b>TD1-S-6</b> 09:45-10:00	<b>A Mixed-Signal ASIC Chip Design for Peripheral Neural Stimulation for Miniaturized Implantable Devices</b> Jungmin Seo, Jeong-Hoan Park, and Sung June Kim <i>Department of Electrical and Computer Engineering, Seoul National University</i>