

## G. Device & Process Modeling, Simulation and Reliability 분과

2017년 2월 14일 (화), 10:10-11:40  
Room C (사파이어, 2층)

### [TC2-G] Reliability Analysis

좌장: 김성동(SK 하이닉스), 유현용(고려대학교)

<b>TC2-G-1</b> 10:10-10:25	<b>3차원 시뮬레이션을 이용한 Gate-All-Around Nanowire FET의 PVE(Process Variation Effect)에 의한 GIDL분석</b> 김신근 <sup>1</sup> , 서영수 <sup>1</sup> , 강명곤 <sup>2</sup> , 신형철 <sup>1</sup> <sup>1</sup> <i>School of Electrical Engineering and Computer Science, Seoul National University,</i> <sup>2</sup> <i>Department of Electronics Engineering, Korea National University of Transportation</i>
<b>TC2-G-2</b> 10:25-10:40	<b>Mitigation of Grain Boundary Effect in 3D Vertical NAND Flash with Macaroni Structure</b> Hyeongwan Oh <sup>1</sup> , Jiwon Kim <sup>1</sup> , Seabyuk Jeong <sup>2</sup> , Taehee Kim <sup>1</sup> , Hojoon Lee <sup>1</sup> , Junyoung Lee <sup>1</sup> , Wonyeong Choi <sup>1</sup> , and Jeong-Soo Lee <sup>1</sup> <sup>1</sup> <i>Department of Electrical Engineering, Pohang University of Science and Technology,</i> <sup>2</sup> <i>Division of IT Convergence Engineering, Pohang University of Science and Technology</i>
<b>TC2-G-3</b> 10:40-10:55	<b>Low Leakage III-V/Ge CMOS FinFET Design with High-K Spacer Technology</b> E-San Jang, Sunhae Shin, Jae Won Jung, and Kyung Rok Kim <i>Department of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology</i>
<b>TC2-G-4</b> 10:55-11:10	<b>ESD Damage Caused by Non-Uniform Metal Resistance in Big Switch</b> Youngchul Kim, Jungwoo Han, Jwoon Lee, Youngsang Son, Joonghyeok Byeon, Joontae Jang, Geuntae Kwon, and Yoonjong Lee <i>TE team, Dongbu HiTecks Co., Ltd.</i>
<b>TC2-G-5</b> 11:10-11:25	<b>Field-Effect-Passivation for Backside Illuminated CMOS Sensor by High K Material</b> Jin-woo Sung <i>Department of Process integration, SK Hynix Inc.</i>