## G. Device & Process Modeling, Simulation and Reliability 분과

## 2017년 2월 14일 (화), 10:10-11:40 Room C (사파이어, 2층)

## [TC2-G] Reliability Analysis

좌장: 김성동(SK 하이닉스), 유현용(고려대학교)

TC2-G-1 10:10-10:25	3차원 시뮬레이션을 이용한 Gate-All-Around Nanowire FET의 PVE(Process Variation Effect)에 의한 GIDL분석 김신근 <sup>1</sup> , 서영수 <sup>1</sup> , 강명곤 <sup>2</sup> , 신형철 <sup>1</sup> <sup>1</sup> School of Electrical Engineering and Computer Science, Seoul National University, <sup>2</sup> Department of Electronics Engineering, Korea National University of Transportation
TC2-G-2 10:25-10:40	Mitigation of Grain Boundary Effect in 3D Vertical NAND Flash with Macaroni Structure Hyeongwan Oh <sup>1</sup> , Jiwon Kim <sup>1</sup> , Seabyuk Jeong <sup>2</sup> , Taehee Kim <sup>1</sup> , Hojoon Lee <sup>1</sup> , Junyoung Lee <sup>1</sup> , Wonyeong Choi <sup>1</sup> , and Jeong-Soo Lee <sup>1</sup> <sup>1</sup> Department of Electrical Engineering, Pohang University of Science and Technology, <sup>2</sup> Division of IT Convergence Engineering, Pohang University of Science and Technology
TC2-G-3 10:40-10:55	Low Leakage III-V/Ge CMOS FinFET Design with High-K Spacer Technology E-San Jang, Sunhae Shin, Jae Won Jung, and Kyung Rok Kim Department of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology
TC2-G-4 10:55-11:10	ESD Damage Caused by Non-Uniform Metal Resistance in Big Switch Youngchul Kim, Jungwoo Han, Jowoon Lee, Youngsang Son, Joonghyeok Byeon, Joontae Jang, Geuntae Kwon, and Yoonjong Lee <i>TE team, Dongbu HiTecks Co., Ltd.</i>
TC2-G-5 11:10-11:25	Field-Effect-Passivation for Backside Illuminated CMOS Sensor by High K Material Jin-woo Sung Department of Process integration, SK Hynix Inc.