

Nonvolatile Memory Technology beyond 20 nm: Dilemma and Challenge

Jea-Gun Park*

*Department of Electronics and Computer Engineering, Hanyang University, Seoul 133-791, Republic of Korea. parkjgl@hanyang.ac.kr

For a last decade, mobile devices such as cellular phone, tablet, and note book etc. have driven the memory technology to be a higher integration density, a lower power consumption, and a faster speed, which has been deployed by scaling-down conventional DRAM and NAND flash memory. Currently, DRAM has been scaled down up to 18-nm technology node by using novel process integration technologies such as smaller memory-cell feature-size design, 3dimensional transistor, higher capacitance material design, and smaller bit-to-bit parasitic capacitor design etc..¹ However, the speed of the DRAM scaling-down has become slower, which would meet a physical scaling-down limit with several years. In addition, currently, NAND flash memory has been scaled down up to 14-nm technology node by changing planar memory-cell integration to 3 dimensional memory-cell integration, which would meet a physical scaling-down limit when the floor number of the vertically stacked memory-cells reaches more than 128 floors.² For a coming decade, mobile devices as well as data cloud, big data, and Internet-of-Things would drive strongly the memory technologies to be scaled down close to a physical scaling-down limit of current DRAM and NAND flash memory. As a solution of a physical scaling-down limit, for a last decade, nonvolatile memories such as PCM (phase change memory), ReRAM (resistive random-access memory), and p-STTMRAM (perpendicular spin-transfer-torque magnetic random-access memory), called emerging memories, have been intensively researched. Current technology level of these nonvolatile memories could not replace current DRAM and NAND flash memory because of relative high bit-cost, low integration density, and pre-mature reliability. However, recently, Storage Class Memory (SCM), has been proposed as a new challenging business for nonvolatile emerging memories.³ Two types of SCM has been proposed; the memory mapped SCM (memory performance between DRAM and the storage mapped SCM) and the storage mapped SCM (memory performance between the memory mapped SCM and SSD). The mapped SCM is preferring to p-STT MRAM while the storage mapped SCM is preferring to PCM and ReRAM. First of all, as a storage mapped SCM, PCM has used chalcogenide materials (i.e., Ge doped SbTe etc.) as restive change material via phase transforming, but it has several potential issues such as Resistance-drift during set/reset endurance cycles (called stuck failure) and scaling-down limit of the current driving transistor since the set and reset process require relatively high current, which would be challenging issue

to move a real storage mapped SCM market. Second, as a storage mapped SCM, two types of ReRAM, binary oxide based ReRAM and CBRAM (conductive bridge random access memory) using solid electrolyte, have been intensively studied. ReRAM also has presented several potential issues such as small set/reset margin, large high-resistance-state distribution, and short set/reset endurance cycles. CBRAM also has ReRAM also has showed several potential issues such as small large high-resistance-state distribution and short set/reset endurance cycles. These potential issues for ReRAM and CBRAM would be solves for entering a real storage mapped SCM market. Dislike 3D NAND flash memory, since PCM and ReRAM could not achieve the MLC (multi-level-cell) operation, they need to be designed by 3 dimensional cross-bar memory-cell integration. Because of severe sneak current during set/reset programming and data reading, a cross-bar memory cell should contain a vertically stacked selector. Several selectors have been proposed: AsTeGeSiN threshold switch⁴, Mixed Ionic Electronic Conduction (MIEC)⁵, Field Assisted Super-linear Threshold (FAST)⁶, self-selecting ReRAM⁷, oxide pnp selector⁸, which need further to research the high density integration of PCM or ReRAM including selectors. Otherwise, as a memory mapped SCM, p-STT MRAM has been widely researched, which essentially need to achieve a high tunneling-magneto-resistance (TMR) ratio (> 150%), thermal stability (Δ) (>74), and switching current (J_c) ($\sim 1 \times 10^2$ MA/cm²) at the back end of line (BEOL) temperature of 400 °C. As a solution, recently, a p-STT MRAM cell fabricated with double MgO based p-MTJ spin-valve with a top free CoFeB layer has been intensively researched, which would be challenging issue to move a real memory mapped SCM market.

References

1. IEDM. **2015**, 15, 676-679
2. Samsung Electronics Begins Mass Producing Industry First 256-Gigabit, 3-D V-NAND Flash Memory, <http://news.samsung.com/global/samsung-electronics-begins-mass-producing-industry-first-256-gigabit-3d-v-nand-flash-memory>
3. IEDM. **2015**, 15, 241-244
4. VLSI Technology Digest of Technical Papers. **2013**, T240-T241
5. VLSI Technology Digest of Technical Papers. **2010**, 205-206
6. IEDM. **2014**, 14, 160-163
7. IEDM. **2015**, 15, 249-251
8. Scientific Reports. **2015**, 5, 13362