## The 22<sup>nd</sup> Korean Conference on Semiconductors (KCS 2015)

## 제22회 한국반도체학술대회

2015년 2월 10일(화)-12일(목), 인천 송도컨벤시아

## N. VLSI CAD 분과

Room D 1F / 107호

2015년 2월 11일(수) 09:00-10:30 [WD1-N] VLSI Design & Automation

WD1-N-1	09:00-09:15	Analysis of Characterizing Feasible Design Space of LC-VCO Using SVM
		Classifiers
		Jiho Lee and Jaeha Kim
		Department of Electrical and Computer Engineering, Seoul National
		University
WD1-N-2	09:15-09:30	Local Density-aware Metal Retargeting for Preventing Topological CMP
		Failure in Sub-28nm Node Designs
		Yongchan Ban, Eunjoo Choi, Yongseok Kang, and Woohyun Paik
		System IC R&D Lab., LG Electronics
WD1-N-3	09:30-09:45	Reducing Routing Congestion and Chip Area by Post Placement
		Optimization Utilizing Redundant Inter-Cell Margin
		Woohyun Chung, Seongbo Shim, and Youngsoo Shin
		Department of Electrical Engineering, KAIST
WD1-N-4	09:45-10:00	Comparative Study of Capacitor-Less LDO Regulator Designs Based on
		Pass Transistor Types
		Soyeon Joo <sup>1</sup> , Jintae Kim <sup>2</sup> , and SoYoung Kim <sup>1</sup>
		<sup>1</sup> College of Information and Communication Engineering, Sungkyunkwan
		University, <sup>2</sup> Department of Electronics Engineering, Konkuk University
WD1-N-5	10:00-10:15	Simultaneous Fixing Hold Violations of Best and Worst Corners
		Inhak Han, Jinwook Jung, and Youngsoo Shin
		Department of Electrical Engineering, KAIST
WD1-N-6	10:15-10:30	Clock Domain Crossing Aware Sequential Clock Gating Optimization
		Jianfeng Liu, Mi-Suk Hong, Kyungtae Do, Jung Yun Choi, and Jaehong Park
		Design Technology Team, Samsung Electronics Co. Ltd.