

G. Device & Process Modeling, Simulation and Reliability 분과

Room G

하나스퀘어 (B112)

일 시 : 2월 17일(금) 13:40-15:10

 세션명 : [FG3_G] Device Performance & Reliability Issues in Non-Volatile Memories and
 Advanced Devices

좌 장 : 최재훈(하이닉스반도체), 이재규(삼성전자)

- FG3_G-1 13:40-14:10 **[Invited]**Development of Stress Memorization Technique Applicable for 20nm Low Power SoC Process
 저자: Choongryul Ryou¹, Sang-Su Kim², Yaoqi Dong¹,
 ByoungGi Kim¹, Weon-wi Jang¹, Seunghyun Song³, Hongseon Yang³, Uihui Kwon³, Youngdal Lim¹,
 Soohun Hong¹, Yoonmoon Park¹, Sada-aki Masuoka¹,
 Jae Gon Lee¹, Dong-Won Kim¹, Sang-Pil Sim¹,
 Dong Kyun Sohn¹, Jong Shik Yoon¹ and Chilhee Chung¹
 소속: ¹Logic TD Team, Semiconductor R&D division, Samsung Electronics Co., Ltd., ²Process Development P/J3, Semiconductor R&D division, Samsung Electronics Co., Ltd.,
³CAE Team, Semiconductor R&D division, Samsung Electronics Co., Ltd.
- FG3_G-2 14:10-14:25 **Improvement of Electrical Overstress Robustness of GGNMOS I/O Cells for Timing Controller Application**
 저자: Yon-Sup Pang, Youngju Kim, Jinseop Shim, Young-Chul Kim,
 Taehoon Kim, Kyongjin Hwang, Hyun-Ho Jang, Sookjin Kwon,
 Leeyeun Hwang, Sung-Bum Park, and Taejong Lee
 소속: NVM/Device/ESD, DSD KDC and LDDI PE Teams, MagnaChip Semiconductor
- FG3_G-3 14:25-14:40 **Write Margin Variability and V_{CCmin} projection of 6T SRAM with Double-Gate MOSFETs down to $L_{min}=8nm$**
 저자: Boung Jun Lee and Ji-Woon Yang
 소속: Department of Electronics and Information Engineering, Korea University
- FG3_G-4 14:40-14:55 **Analysis of Single Poly EEPROM Characteristics on the Multiple Doped**

Floating Gate Structure

저자: JN Eum, YJ Kwon, SK Park, SH Lee, KS Ko, DH Kim, KS Lee,
IW Cho, and KD Yoo

소속: TD Team, M8 Division, Hynix Semiconductor Inc.

FG3_G-5 14:55-15:10

Amorphous Silicon 박막트랜지스터의 Negative Bias Illumination Stress 하에서의 물리적 Parameter 기반 신뢰성 특성분석

저자: 정현광, 공동식, 김용식, 배민경, 김재형, 김우준, 허인석,
이재욱, 김윤혁, 전성우, 조춘형, 김동명, 김대환

소속: School of Electrical Engineering, Kookmin University